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         High-voltage SiC Schottky barrier diodes have been fabricated with 1mm square
contacts.  The SBD’s were fabricated using both an argon implant and a field plate
overlap for edge termination.  The Versatile Automated Semiconductor Testing and
Characterization system was designed to fully test and characterize these devices with as
little human interaction as possible.  
The focus of this thesis is to discuss the usefulness of the VASTAC system. 
Emphasis is placed on it’s versatility derived from a modular design allowing the system
to perform a variety of tests.
Specifically, the testing and characterization of silicon carbide Schottky Barrier
Diodes will be discussed in relation to the systems performance, cost, and the time it
takes to test a wafer.
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Semiconductors, or integrated circuits (IC’s), are made by repeating a complex series
that can be more than 500 process steps on a blank silicon wafer up to 12 inches in
diameter. During the manufacturing process, miniature switches called transistors, along
with other electronic devices such as diodes and capacitors, are built into the silicon. Tens
of millions of these devices smaller than 1/500th the width of a human hair can fit on a
piece of silicon the size of a fingernail. When these devices are connected together, they
allow IC’s to perform their intended functions, whether that’s memory, logic, or
communication processing. 
To make a complete integrated circuit, more than 25 layers of materials are deposited on
a wafer, with each layer requiring more than 25 process steps, for a total of more than 500
steps. A finished wafer consists of many IC’s, each called a "device" or "die." Once these
devices are built into the wafer, electrical wires called "interconnects" string them together
and allow them to communicate with each other and the outside world. When finished, the
devices are on the bottom level of the chip, with the interconnects crossing over them on
different levels.
The fabrication of these devices and the interconnects that allow them to communicate
typically is called "front-end" processing. After front-end processing, the finished wafers are
tested and cut into individual chips. The chips are then assembled and packaged to make the
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final products. These assembly, packaging, and test processes typically are called "back-
end" processing. 
A state-of-the-art chip fabrication, assembly, and test facility can cost over $2 billion
[1]. In a modern fab, 230,000 200-mm wafers may run through the manufacturing process
in a month. Each of these wafers may contain 1000 or more individual IC’s. As many as
about 25 percent of these devices may be defective due to process variations or defects —
this is called yield loss [2]. These defective devices represent lost revenue for the
semiconductor manufacturer. Say, for example, that a particular fab can produce 300
microprocessor chips on a 200-mm wafer at 0.18 microns. With each chip retailing for
approximately $200, this would amount to more than $450 million of revenue per month.
It costs the same to run a fab regardless of how many defective devices it produces. To
the extent that the process can be improved to reduce process variability and defects, the
manufacturers’ yield and profitability can be dramatically improved. For example, if the
yield loss of those wafers chips could be reduced by just 10.5 percent, the manufacturer
could gain an additional $960 million of revenue per month.
A higher yield means more devices that are sellable and less waste.  Quality assurance is
the process of monitoring yield and the factors contributing to it.  The most important tool
that a quality assurance engineer may have are the parametric data of the devices that are
produced.  This allows the engineer to derive yield data, reliability data, and device
characterization data.  In most college research environments this data is collected manually
which can lead to many problems such as human error, poor reproducibility, and damage to
3
the devices.  Another drawback to manual testing  is the drain on an engineer’s time
becomes great along with an increase in the turn around time to fabricate a new device. 
Figure 1.1 shows that in a typical design cycle the testing phase alone can account for 28
weeks of the time to produce a new device.
4
Fig. 1.1 Conventional Production Flow Chart for Device Fab
5
 
     Recent studies have shown that shortening the defect learning cycles accelerates yield
learning by increasing experimentation capacity [3].  Defects must be detected, analyzed,
and eliminated within a short time period.  Consequently, successful yield improvement
consists of a total systems approach that involves electrical testing.    This depends upon an
engineering team’s ability to reduce the fabrication cycle time, an engineering team’s ability
to increase the data analysis rate, and the test area’s ability to accelerate the data generation
rate.  All of these are directly related to the ability of the probe equipment.  To borrow some
numbers from Ross et al. [4] the financial impact of an improvement in defect density from
0.50/cm2 to 0.45/cm2, can be calculated using the following assumptions:
1. Volume =25,000 wafers/month
2. Revenue/wafer =$2000
3. An improvement factor of 2.5
4. Fab produces 5000/month @die size = 0.50 cm2
The percent yield improvement is 1.80% for that fabrication process.  This results in over
$6,612,000/year in savings for the company.  This shows a distinct advantage in probe
testing semiconductor products and the need for inexpensive and reliable equipment to do
that.
      In a production environment, these problems are solved with automation. 
Automation removes the main source of contaminations and damage to the devices by
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removing the human operator.  It also makes the test highly reproducible, and it greatly
increases the speed in which a test can be run and data can be recorded.  The main
drawback to automating device tests is the cost.  A new Electroglas EG5|300 automated
prober cost $307,000 [5].  A start-up fab would need additional test equipment such as
the Keithley S630 DC Parametric Test System.  This system interfaces with an automatic
prober to preform the measurements.  In addition to that, a SPARC workstation would be
needed to control the system, bringing the total cost to $367,000.  This cost can be
prohibitive for a new fab or a university research unit.  This shows the need for a low-cost
fully automated probing solution.
Automated testing is important because of the yield information it gives. 
Semiconductor manufacturers invest billions of dollars in process equipment, and they are
interested in obtaining as rapid a return on their investment as possible.  Rapid yield
learning is thus an increasingly important source to give a competitive advantage.  The
sooner a new design yields, the sooner the manufacturer can generate revenue.  Conversely,
rapid identification of the cause of yield loss can restore a revenue stream and prevent the
destruction of material in process [6].
This thesis will fully document the design of the fully automated probe system build
for the Mississippi Center for Advanced Semiconductor Prototyping (MCASP) to test and
characterize Silicon Carbide (SiC) Schottky Barrier Diodes (SBD’s). Silicon Carbide is a
natural choice for power type applications because silicon carbide can withstand much
higher temperatures than silicon and has higher thermal conductivity.  Silicon device
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junction temperatures are typically limited to only  1400 degrees C, whereas silicon
carbide device junction temperature can withstand 2000 degrees C or higher [7,8].  In
addition, silicon carbide has a high electrical breakdown strength, which will allow
increased doping levels [9].  These increased doping levels will result in lower resistances
in the device, allowing them to carry higher currents with lower losses than silicon
devices.  Schottky Barrier Diodes are used as high-speed rectifiers in many switching
power applications. Whenever current is switched to an inductive load such as an electric
motor, high-voltage transients are induced on the lines. To suppress these transients,
diodes are placed across each switching transistor to clamp the line transients. PN
junction diodes could be used for this application, but they store minority carriers when
forward biased, and extraction of these carriers allows a large transient reverse current
during switching [10]. Schottky Barrier Diodes are rectifying metal-semiconductor
junctions, and their forward current consists of majority carriers injected from the
semiconductor into the metal. Consequently, SBD's do not store minority carriers when
forward biased, and the reverse current transient is negligible [11]. This means the SBD
can be turned off faster than a PN diode, and dissipates negligible power during
switching.
This work is divided into six sections.  Chapter I, the problem statement and the reason
behind the construction of the Versatile Automated Semiconductor Testing and
Characterization (VASTAC) stand.  Chapter II will give a general system overview, briefly
discussing how the hardware and software interact to make a complete system.  Chapter III
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will be dedicated to the system hardware; and it will describe why each piece of hardware
was chosen as well as how it operates within the system.  Chapter IV will present the
software in much the same way; it will describe the different modules and their functions
along with the basic calculations behind them.  A complete performance evaluation of the




     The VASTAC stand was originally designed to test 1mm2 Silicon Carbide (SiC)
Schottky Barrier Diodes (SBD’s) with 200 µm between devices and 100 µm between a
device and the edge of the die.  The layout is shown in figure 2.1.  While the original design
was for a specific layout and device type, it was desirable to make the system as versatile as
possible for future layouts and device designs.  The program code was made modular to
increase the versatility of the system.  For example, the module that controls the chuck
movement can be modified to accommodate different device spacing.  Another module
controls the acceptance test parameters, allowing them to be modified for different devices. 
10
Fig 2.1  Device layout
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System Components
The VASTAC consists of three major system divisions.  The first system division is the
actual probe stand itself.  The probe stand mainly consists of the chuck, microscope, and
probes.  They come in a manual, semi-automatic, or automatic configuration.  The chuck is
the place where a wafer physically resides and is moved to allow different places on a wafer
to be tested.  Some chucks can be heated to allow some test to be run at an elevated
temperature, which is important for lifetime testing of a device.  The microscope allows for
visual inspection of a wafer by a human operator, which aides in aligning the wafer for the
automated tests or just for visual defect inspection.  The probes are the physical link
between the Device-Under-Test (DUT) and the measurement equipment.  For the MCASP
project, a used Wentworth MP-1100 Semi-automatic probe stand was purchased; Its
specifications will be discussed in detail in Chapter III.
The second major system division is the measurement equipment.  These include all the
Source Measure Units (SMU’s) and Capacitance-Voltage (C-V) meters that supply some
sort of stimulus to the DUT and then perform a measurement of the result.  This is a very
important division because all of the test accuracy comes from the measurement equipment
selection so some time needs to be spent selecting an instrument that can meet the test
requirements and, in this case, has the ability to communicate those results to a master
controller.
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Figure 2.2 VASTAC System Diagram
This brings up the third system division, the system controller.  The system controller
can be any device that can control the measurement instruments and the probe stand, and
for this implementation, it also has to be able to read the generated data and perform
operations on it.  In most commercial systems, a SPARC workstation is used with custom
software sold separately, which can cost tens of thousands of dollars alone.  Since the
budget did not allow for that, a regular personal computer (PC) was employed as the
controller using National Instruments Labview programming language.  A block diagram of
the system can be seen in Figure 2.2. 
Program Overview
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In execution, the VASTAC is a set of modules that when called in the proper order tests
a wafer.  The main modules include a chuck movement module, a forward and reverse bias
modes, and a data reporting module.  These module handle all the major tasks of testing a
device and moving to the next one by relying on other module to write across the GPIB and
program the instruments with the proper parameters.  A flowchart showing the program
flow of the system is shown in Figure 2.3.   
This type of modular programming allows the VASTAC versatility in its ability to
test semiconductors.  A new test could quickly be designed by assembling the modules in
a new order or by adding new parameters to the existing ones.  For example, if a different
type of device needs to be tested, only the testing modules would need be replaced.  For
more information regarding the system software, refer to Chapter IV.  
14
Fig. 2.3 VASTAC program flowchart
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In general, the VASTAC works by loading and aligning a wafer on the probe stand. 
Then loading the custom Labview control program which prompts the user for various
operating parameters and a wafer id.  From there, the program commands the switch
matrix to connect the Source-Measure Unit (SMU) that will be running the test to the
device-under-test.  The switch matrix is a device that automatically multiplexes signals
from one point to another [12]. A SMU is a device that can source a voltage or current
and measure itself without any extra connection.  The switch matrix/SMU combination
allows the use of only one connection to the device itself, cutting down on surface
scratches and cabling losses.  Next, the proper SMU is initialized, loaded with the test
information, and then commanded to execute.  When the SMU executes it sources a
current or voltage, depending on the test, and then reads back a value.  The system
controller then reads the measured value via the IEEE-488 General Purpose Instrument
Bus (GPIB).  The value read is then compared to the threshold value and the device is
characterized as either pass or fail.  The process of switching connections and
commanding the proper SMU is repeated until all of the defined tests are completed. 
When the system controller signals that all the tests for a particular device are completed,
the chuck is then lowered and moved such that the next device is under the probe. Then
the chuck is raised until it makes contact with the wafer and the entire test is run again.  A
wafer edge sensor, also designed as a part of this project, detects when the probe needle
makes contact with the wafer.  The edge detector will be discussed later in Chapter III. 
When all the devices on a wafer have been tested, calculations are preformed on the data
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to extract the device parameters.  This data is then used to characterize the wafer and the
results are automatically stored in a wafer database.  At the end of testing a notification is
sent to the operator, the wafer is moved to the unload position, and the equipment is reset
to its factory default state.  Wafer maps, yield calculations, typical device parameters, and
an inker file are some of the data that the VASTAC automatically generates and stores on
the controlling computer.  These test are done and the data stored so that inferences can
be made as to how a device will preform after it is packaged.  They are also done to
insure the quality of the devices  and so that defects in the manufacturing process can be
exposed.  The data collected can be used to suggest device design improvements as well.
The test parameters for the MCASP system required the devices to be tested for four
specifications:  2.5 V at 1 A, 1.5 V at 500 mA, a breakdown voltage of 800 V and less
than 10 uA of leakage current.  This was done using a Keithley 238 to force the current in
the first two tests and a Keithley 237 as a voltage supply for the breakdown and leakage
current tests.  The high voltage and large currents needed to perform these test drove the
design considerations and will be discussed further in the next chapter.
17
Fig. 2.4  Filament style inker
Inking System Overview
An inking system was also part of the design requirements of the VASTAC system.  The
inking function applies a mark on substandard devices once an engineer approves the data
generated by the VASTAC. These marks are intended for an automated pick-and-place system
or by a technician with a magnifying lens and are used to sort the good devices from faulty
ones.  The inker setup is much the same as device testing except a filament-style ink cartridge
replaces the probe needle.  Figure 2.4 shows a mechanical drawing of a filament style inker.
18
The inking system operates by first loading the ink file generated by the device testing
function.  Then it simultaneously indexes through the file and across the wafer.  If the
data read from the file shows that the device failed the certification test, the chuck is
raised and the command to ink is sent across the GPIB to the inker hardware.  This
command drives a solenoid causing a filament to strike the surface of the device allowing
ink to flow from a reservoir onto the device.  The amount of time the solenoid is driven




In this chapter, the hardware of the VASTAC will be discussed in detail.  The focus will
be on the problem statement that drove the choice of hardware and then how the hardware
functions within the system.  The task of testing SiC Schottky Barrier Diodes was the main
design consideration in building the VASTAC.  Because silicon carbide can withstand
much higher temperatures than silicon it is used to make high power devices.  This means
having to test the devices using high voltage, high power, or both.  The Mississippi Center
for Advanced Semiconductor Prototyping’s first run SBD’s were designed to hold off 800
V in reverse bias and conduct at least 1 A in forward bias.  While these are only modest
requirements when considering the possibilities of the material, they still pose a unique
problem when parametric testing.  The system also had to be designed to meet the future
needs of MCASP that includes higher voltage device testing as designs improve.  Also as
SiC wafer production technology advances the forward current and reverse bias voltage will
only increase.  Future device designs such as Bipolar Junction Transistors (BJT’s) and
Metal Oxide Semiconductor Field Effect Transistors (MOSFET’s) had to be considered




One of the main problems in testing and characterizing silicon carbide devices is
generating a high enough voltage to drive the device into reverse breakdown.  To determine
how high of a voltage is needed there are two considerations.  First and foremost is that the
system needed to be able to supply a minimum of 800 V to prove that the SBD’s meet their
minimum voltage requirements as defined by the device design.  The second consideration
is lifetime testing.  Lifetime testing is done by stressing the limits of a device, predicting
how a device will perform over its entire lifetime.  It is also used to help isolate physical and
process failures that contribute to degraded performance.  To cause this kind of stress the
system would need to go above and beyond the rated voltage for the devices.  The ability to
source the highest voltage possible also increases the versatility of the system, allowing
newer higher voltage devices to be tested using the same equipment.  By taking all of this
into consideration, the Keithley model 237 Source-Measure Unit was chosen.
The Keithley 237 SMU can source current and simultaneously measure voltage or
source voltage and measure current.  The basic equivalent circuit is shown in figure 3.1. 
This means that for a two-terminal device like a SBD only one unit is necessary.
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Fig. 3.1 Equivalent Circuit Diagram of a Source Measure Unit
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 This is preferable for multiple reasons.  It is cheaper to buy one unit instead of two:
one that sources the voltage and another to measure it.  It simplifies connections to the
DUT, reducing places where errors via noise can enter the system.  In addition, with
fewer connections to the device that means less probe needles, that scratch the device’s
surface, are needed.  
The Keithley 237 is a high voltage unit that can provide up to 1100 V and 10 mA with
an accuracy of 100 mV.  The unit can provide up to 100 mA of current but only source a
voltage up to 110 V, see figure 3.2 [13].  The unit has an overshoot of less than 0.01%
and a settling time of less than 500 ms.  In addition, it can integrate a measurement in 416
ms for 4-digits of resolution.  The integration rate is the time it takes the Analog to
Digital converter to “look” at the input signal [14].  The integration time affects the
usable resolution, the amount of noise in the data, and  ultimately, the reading rate of the
measurement.  With a measurement time of 416 µs this means that the SMU can provide
fast, accurate readings well within the timing of the master controller.  For more
information regarding the technical specifications of the Keithley 237, see to appendix A.  
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Fig. 3.2 Current Voltage Capabilities of the Keithley 237
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Figure 3.3  Resonant Converter and Voltage Doubler
The ± 1200V supplies in the Model 237 are provided by a resonant converter.  A
simplified schematic diagram of the resonant converter is shown in figure 3.3.  The ±
1200V switching supply is basically a low noise, low EMI/RFI dc-to-dc converter that is
derived from the onboard +50V power supply.
25
High Current Source
The major problem with most high voltage sources is that they are power limited. 
Power is defined as the product of the voltage and the current.  Therefore, for a fixed power
rating, if the voltage is high then the current must be low.  The Keithley 237 is no exception
to this rule.  While it can provide 1100 V, which is more than enough to test the reverse bias
breakdown voltage, the 100 mA rating is not enough to adequately test the forward
characteristics. Another instrument is therefore needed to test the forward characteristics of
the SBD’s.  Since the forward current rating of the devices is 1 A, ideally the source would
be able to provide over 1A.  The problem is that as the ability to provide more current
increases so does the price but the sensitivity of the measurement goes down.  Since the
turn-on voltage of SBD’s is around 0.15 [15], sensitivity was an issue.  The Keithley 238
was selected as the best device that commercial technology could offer.
The Keithley 238 SMU can source current and simultaneously measure voltage.  This
means that for a two-terminal device like a SBD multiple units are unnecessary.  The
Keithley 238 is a high current unit that can provide up to 1 A of current at 15 V with an
accuracy of 10 µA.  The unit can source up to 110 V but only provide a current of 100 mA,
see figure 3.4.  The unit has an overshoot of less than 0.01% and a settling time of less than
500 ms [16].  In addition, it can integrate a measurement in 416 ms for 4-digits of
resolution.  The integration rate is the time it takes the Analog to Digital converter to “look”
at the input signal.  The integration time affects the usable resolution, the amount of reading
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Fig. 3.4 Current-Voltage Limitations on the Keithley 238
noise, and ultimately the reading rate of the measurement.  This means the SMU can
provide fast and accurate readings well within the timing of the master controller.  For more
information regarding the technical specifications of the Keithley 238, refer to Appendix B. 
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C-V MEASUREMENT
The Model 590 is an instrument designed to be a complete solution for capacitance
and conductance versus voltage measurements in semiconductor testing.  The unit can
test devices at either 100 kHz or 1MHz.  The Keithley 590 has an internal bias of ±20 V
DC and can generate a staircase, pulse train, or DC waveforms.  For probing devices with
thicker dielectrics an external bias source up to ±200 V DC can be connected to the 590. 
It also has built-in correction software to compensate for cable transmission line effect
that would otherwise degrade accuracy.  On the 100kHz setting, the Model 590 can
measure capacitance’s and conductance’s on four ranges: 2pF/2mS, 20pF/20mS,
200pF/200mS, and 2nF/2mS.  On the 1MHz setting, it measures capacitance and
conductance on three ranges: 20pF/200mS, 200pF/2mS, and 2nF/20mS [17].  
A simplified block diagram of the instrument is shown in figure 3.5.  The unit is
essentially divided into two sections: analog and digital.  These two sections are electrically
isolated to allow analog common to be floated while maintaining digital common at chassis
ground potential.  The main analog circuits include switching and control circuits, the
100kHz and 1MHz capacitance modules, the A/D converter, and the internal bias voltage
source.  The important digital circuits include the microcomputer, keyboard, display, and
IEEE-488 (GPIB) interface circuits.  Separate power supplies are also included for the
analog and digital sections in order to maintain isolation.
28
Fig. 3.5 Simplified Block Diagram of Keithley 590 C-V Analyzer
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During a C-V measurement, the device under test is connected to the selected 100kHz
or  1 MHz module.  The module applies a composite of the nominal 15mV test frequency
and the programmed bias voltage to the DUT, and it then measures the resulting 100kHz or
1MHz current through that device.  The module then converts the resulting capacitance and
conductance signals into a scaled 0-2V signal usable by the A/D converter.  Figure 3.6
shows simplified block diagrams of the 100kHz and 1MHz modules.
30
Fig. 3.6 Capacitance Module Block Diagram for Keithley 590
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     While this setup is more than adequate for most C-V needs, its 200V limitation means
that it can only bias up to a depth of 6 µm of devices with a thick epitaxial layer [18].  This
poses a problem for deep level C-V measurements.  Because their target epitaxial layer
thickness was 10 :m, MCASP made deep-level C-V measurements a requirement for their
devices and another system had to be developed.
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Fig 3.7  Probe Arm Setup
Probe Stand
In any parametric device characterization, the probe stand is the critical piece of
equipment.  A probe stand consists of three main parts:  the chuck, microscope, and the
probe holders.  The chuck is where the wafer is placed.  It uses vacuum to hold the wafer in
place and must be large enough to accommodate the size of the wafer to be probed.  The
chuck is also the part of the probe stand that physically moves to allow different devices to
be tested.  The probe arms are used to connect the measurement devices to the DUT.  They
usually consist of a base, probe holder, and needle and are connected to the DUT as shown
in figure 3.7.  
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The microscope is used to view the devices and to insure proper alignment and contact
with the DUT’s.  Considerations for choosing a probe stand include whether or not a
manual, semi-automatic, or automatic model is needed.  Manual probe stations have no
ability to be controlled in any way.  An automatic system is the other end of the spectrum. 
It cannot be controlled manually and requires a system controller.  The semi-automatic
probe stand combines features from both the manual and automatic. The kind of geometries
and device sizes that are going to be probed is another major consideration.  This is
important because of the step size, or how small of a movement the probe stand can make. 
If the probe stand cannot move in small enough increments it will not be able to place the
probe needle on the appropriate locations.  
A Wentworth Labs MP-1100 semi-automated probe station was chosen for the
VASTAC system.  The MP-1100 has a maximum chuck travel speed of 1.75 in./sec (44.45
mm/sec) with a resolution of 0.25 mils (6.35 mm) and an overall accuracy of 9.52 mm over
the full 6.25 in. diameter of the chuck [19].  The Z resolution is also 0.25 mils.  The MP-
1100 is controllable by a RS-232, TTL, or IEEE-488 interface.  It came with a Mitutoyo FS-
50 microscope for viewing the DUT’s.  The probe stand also has banana plug ports that
allow an inking system to be driven.  While this probe stand is not the optimal choice for
speed and versatility, it was readily available.  In Chapter V, newer probe stands will be
considered as a way to increase testing throughput.
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Fig 3.8  Equivalent Circuit Diagram of Wafer Edge Sensor
Wafer Surface Detection
An addition that was made to the probe station was a wafer edge sensor.  The edge
sensor detects when the probe needle is in contact with the device.  This is important
because it prevent the probe stand from driving the probe needle into the surface of the
device, effectively eliminating scratch defects caused by the needles.  The edge sensor
works by having a separate set of probe needles that contact the device adjacent to the one
under test.  When the probe needles come in contact with the metal on the surface of the
device, it allows current to flow, and opens a normally closed relay.  This relay breaks a
conduction path in the probe stand that allows the chuck to move up.  Figure 3.8 shows an
equivalent circuit diagram of the edge sensor.
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Hot Stage Probing
Another modification to the Wentworth Labs MP-1100 Semi-automatic probe stand
was the addition of hot stage probing.  Hot stage probing is the ability to elevate the
temperature of the device-under-test.  Variable temperature chuck systems are used for
production probing, failure analysis, and device characterization of semiconductor wafers at
specific, precisely controlled temperatures. Typical applications include quality assurance,
production test, product engineering, and research and development. Probing wafers at
temperature extremes isolates substandard die early in the production process or “infant
mortality”, before they are packaged, saving costs and improving yield at final test [20].  
Since the MP-1100 did not have this function, it needed to be added. This was done by
adapting a Micromanipulator HSM Hot Stage to fit in place of the MP-1100’s original
chuck.  This was done by machining an adapter collet; otherwise the chuck was the same
dimension as the original.  
The HSM system provides a means of heating and cooling the semiconductor wafer. 
The system is comprised of an HSM controller, a heat stage, hoses, and electrical cables for
interconnection.  Temperature settings are made by using either the two three-digit thumb
wheels or via the IEEE-488 bus.  The soak time, which is the time that the wafer is kept at
the programmed temperature, can be input in similar ways.  The heat stage is a cast
aluminum unit with integral cooling and heating tubes.  It is provided with a vacuum port
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and protective outer ring with integral cooling tube, to maintain a low case temperature. 
The stage assembly is mounted upon a brass stand-off which is also water cooled.
The stage temperature is sensed by a type J Iron-Constanton Thermocouple located very
near the surface of the stage [21].  In the heat mode, the stage temperature will converge
from ambient up to 399°C in a critically damped manner.  The temperature control has a
resolution of 1°C with an accuracy of ±1°C [22].  It can go from ambient to 390°C in less
than 15 minutes and cool from 300°C to ambient in 6 minutes.
The stage is heated with 117 VAC by a triac triggered at the zero crossing [23]. 
Allowing “N” out of 32 half waves through the heater element regulates the net power
delivered to the stage.  “N” becomes small, as the stage temperature converges on the set
temperature.  Thus, a critically damped curve is achieved.
When the cooling mode is enabled, the system opens the cool solenoid valve,
circulating water through the stage until the desired temperature is reached.  When the low
temperature is reached, the controller will purge the water lines with pressurized air; thus
eliminating the possibility of steam developing in the lines during the next heat cycle.
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Switch Matrix
Since the testing requirements that MCASP defined involve using multiple instruments
and it was not desired to manually change the system wiring, a switch matrix is required.  A
switch matrix is a device that is designed as a programmable switch for connecting signal
paths in a matrix topology.  A key issue when performing tests is that the high voltage and
the high current are never applied to the DUT at the same time.  In addition to damaging the
part, trying to apply the high voltage and current simultaneously would exceed the rated
input capacity of both instruments, likely resulting in catastrophic damage to the sources.
Figure 3.9 illustrates a configuration using a switching matrix to test a diode with a high
reverse breakdown voltage and a high forward carry current such as MCASP’s SBD’s.  In
the arrangement shown, as long as relay B is open when relay A is actuated and relay A is
open when relay B is closed, they safety of the SMU’s is assured.  However, damage can
still be caused to the switch matrix itself if it is not specified properly.  The card’s ability to
withstand high voltage depends mainly on the dielectric strength of the open relay contacts,
which is typically specified as the isolation voltage of the relay.  A card was needed that
could withstand the full 1100V that the Keithley 237 could provide.  In addition, the card
also needed to be able to carry the full 1A of current that the Keithley 238 can source.
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Fig. 3.9  High Voltage, High Current Testing Setup
Ultimately, the Keithley 707A Switching Matrix with a model 7072-HV High Voltage
Semiconductor Matrix Card was decided upon.  This provided an 8- row by  12-column
switching matrix.  Two of the rows are a low offset current for low-current, high voltage
measurements.  The card also has two dedicated rows for C-V measurements.  Table 3.1
shows the specifications for the model 7072-HV.
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Table 3.1 Model 7072-HV specifications
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System Controller
The system controller commands and coordinates all the equipment that the VASTAC
uses.  While most automated probe stations use a dedicated workstation, this is not
necessary.  For cost, compatibility, and conveniences sake a ordinary personal computer
was used.  An 800 MHz, 256 MB of ram, and a Windows 98™ operating system, computer
was employed for the task.  National Instruments’ Labview™ visual programming
environment was chosen to run the VASTAC because of its versatility in the laboratory
setting and ability to write directly to the IEEE-488 bus.  To communicate with all of the
testing equipment, a IEEE-488 card had to be installed.  For compatibility reasons, a
National Instrument’s PCI-GPIB was purchased.
IEEE-488 Basics
The IEEE-488 bus is simply a communication system between two or more electronic
devices.  A device can be either an instrument or a computer.  When a computer is used on
the bus, it serves to supervise the communication exchange between all the devices and is
known as the controller.  Supervision by the controller consists of determining which device
will talk and which device will listen.  As a talker, a device will output information and as a
listener, a device will receive information.  To simplify the task of keeping track of the
devices, a unique address number is assigned to each one.  
On the bus, only one device can talk at a time and is addressed to talk by the controller. 
The device that is talking is known as the active talker.  The devices that need to listen to
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the talker are addressed to listen by the controller.  Each listener is then referred to as an
active listener.  Devices that do not need to listen are instructed to unlisten.  The reason for
the unlisten instruction is to optimize the speed of bus information transfer since the task of
listening takes up bus time [24].  The bus set-up for the VASTAC is shown in figure 3.10.
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Fig. 3.10  IEEE-488 bus configuration
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The IEEE-488 bus is limited to 15 devices, including the controller.  Thus, any number
of talkers and listeners up to that limit may be present on the bus at one time.  Although
several devices may be commanded to listen simultaneously, the bus can have only one
active talker.  
The signal lines on the IEEE-488 bus are grouped into three different categories: data
lines, management lines, and handshake lines [25].  The data lines handle bus data and
commands, while the management and handshake lines ensure that proper data transfer and
operation takes place.  Each bus line is active low, with approximately zero volts
representing a logic true.
Thus summarizes the individual components that make up the Versatile Automated
Semiconductor Testing and Characterization system.  Chapter IV will discuss the software
that controls the VASTAC and how the tests are actually performed.  
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C H A P T E R  I V
SOFTWARE
 In this chapter, the software that was developed to control the Versatile Automated
Semiconductor Testing and Characterization system will be discussed.  First, a brief
Labview™  overview will be presented.  Next the testing requirements that the controller
has to accomplish will be stated.  Then the testing process will be discussed along with
how the program accomplishes this.  
Labview™ Overview
The software was programmed in National Instruments Labview™.  Labview™ is an
application development environment for measurement and automation that combines
graphical development with the functionality of a programming language. The Labview™
environment is integrated with measurement hardware to facilitate rapid development of
data acquisition and analysis, instrument control, and data presentation solutions. It also
includes libraries for performing measurement analysis and digital signal processing,
generating reports, displaying 3D plots, and calling external code through ActiveX and
DLLs.  All of these make it a suitable environment to program the system controller code.
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Program Requirements
The Mississippi Center for Advanced Semiconductor Prototyping required a test stand
that was capable of testing and characterizing silicon carbide Schottky Barrier Diodes.  
For one of their SBD’s to be considered good it had to pass four different tests.  The
first test is the 100 mA Pass/Fail test.  In this test, the device has to exhibit a forward
voltage drop of less than 1.5 V at a current of 100 mA.  The second test is called the 1 A
Pass/Fail test and is similar to the 100 mA test.  In this test, the device has to exhibit a
forward voltage of less than 2.5 V at a current of 1 A.  The third test requirement is that
the device be able to hold off at least 800 V at a reverse current less than or equal to 50
mA.  This is the 50 mA Pass/Fail test.  The final acceptance test is the 600 V Pass/Fail. 
In this test the SBD has to allow less than 10 mA of reverse current to flow at a reverse
bias of  less than 600 V.  If all four of these tests are passed then the device is considered
acceptable and recorded as such.  These tests are preformed for quality assurance and
performance predicting reasons.  
In addition to these tests, it was desired to create a wafer map based on whether or not
a device passed.  A wafer map is a graphical representation of a wafer with information
being shown by a color code overlaid on top of it. A typical wafer map is shown in figure
4.1.  MCASP also required the ability to apply small dots of ink on the devices that failed
the qualification tests and they also wanted to be able to make a wafer map based on the
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Fig. 4.1  Typical Wafer Map  (green for pass/red for fail)
breakdown voltages of the SBD’s.  In the wafer map shown, the green area represents
good devices while the red area shows devices that did not meet the testing requirements.  
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Fig 4.2 Main Menu
Program Execution
When the Wafer Testing interface is loaded the main screen is displayed, see Figure
4.2.  On this screen the user inputs all the wafer’s properties. This includes the unique
wafer number assigned to each wafer, its size, and the operator’s name.  The
voltage/current compliances for any of the test can be set here.  Compliance is a way to
protect the devices from damage by limiting the maximum voltage or current applied. 
From this screen, the user can change all of the default pass/fail conditions.  This screen
also displays the wafer map for the test selected and has LED’s to show which of the four
acceptances test pass.  The three main functions, Run Pass/Fail, Reverse Bias Breakdown
Test, or Ink, are called from this screen.  
48
Acceptance Test
The Run Pass/Fail module is the module that runs the full 4-point acceptance test. 
This section will be a walkthrough of that test.  The first thing this module does when
called is to prompt the user to align the wafer and put the probe stand into remote mode. 
This is done because the Wentworth MP-1100 does not have the ability to put itself into a
remote mode.  Then an ink file is created using the wafer number and a .ink extension. 
This inking file contains the pass/fail results from the acceptance testing.  Then it
commands the probe stand to raise the chuck so that the probe needle is touching the
device.  The probe's contact with the wafer is sensed by the surface detector described in
Chapter III.  Next it commands the switch matrix to connect the Keithley 238 to the
device under test and runs the 100 mA module.  The 100 mA module performs the 100
mA pass/fail test.  It commands the Keithley 238 High Current Source to source 100 mA
of current and then measure the voltage.  When the software commands a Keithley SMU
it goes through the following steps:
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1.  Resets the SMU
2.  Perform basic setup i.e. Load Source level, compliance level all coming from         
  the front panel
3.  Place device in operate mode
4.  Place the device into High Voltage or High Current mode
5.  Trigger the device
6.  Read the measurement
7.  Place device in stand-by mode
8.  Check for any device dependent errors
When all of this is done the module compares the measured voltage to the acceptance
value of 1.5 V.  If it is greater than 1.5 V the device is considered failed and no further
test are performed.  If the device passes the test, the pass/fail module calls the 1 A
module.  The 1 A module performs the 1 A test by commanding the Keithley 238 to
source 1 A of current through the device and measuring the resulting voltage.  This
voltage is then compared to the threshold value of 2.5 V.  If the voltage is less than the
threshold value the device passes that test.  If it fails, no further tests are performed.  Next
the pass/fail module commands the switch matrix to open the relays connecting the
Keithley 238 to the DUT and close the ones that connect the Keithley 237 High Voltage
source.
Now the pass/fail module does the 600V test by calling the 600V test module.  This
module commands the Keithley 237 to apply 600V to the device and measure the current. 
If this current measured is greater than 10 µA the device fails and no other test are run. 
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With that completed, the module calls the 50 µA module.  The 50 µA module commands
the Keithley 237 to source –50 µA of current and measure the voltage generated across
the device.  If this voltage is less than 800 V in magnitude then the device is failed.  With
the four acceptance tests done the pass/fail module updates the wafer map on the main
menu.  If the device passes all four tests, a “0” is written in the ink file for that device.  A
“1” is written if it fails. All values written to a file are in a tab-delimited format.  The
module then lowers the chuck so that the needle is not in contact with the wafer and
advances 1.012 mm to the left, placing the next device under the probe needle.  
That is the complete testing process for one device.  It is repeated for every device in
a row.  When the program’s indexing reaches the end of a row, it advances down 1.012
mm and returns to the beginning of the new row.  The program returns to the beginning
of each row each time to ensure that the probe tip is placed in the center of the device
each time.  This precaution had to be taken because of some mechanical recoil in the MP-
1100 that causes a slight shift in where the probe needle lands on the device.  The module
tests every device until the end of the wafer is reached.  This is determined by the wafer
size selected from the main menu.  All wafer of the same size have the same pattern of
devices on them.  When the testing is finished the program commands the probe stand to
move to the unload position.  It also closes the open files and returns control of the
system back to the main menu.  The entire acceptance test takes approximately 75
minutes for a 35 mm wafer and close to three hours for a 50 mm one.  To see the actual
code for the inking module see appendix C.  For a complete breakdown on the timing of
the procedures see Table 5.2.
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Reverse Bias Testing
The reverse bias testing module is used to test the reverse breakdown of the SBD’s. 
The breakdown voltage is defined as where the current tends towards minus infinity [26]. 
For all practical purposes this is done by sourcing a large amount of current and measuring
the resulting voltage.  However, when actually doing this, steps need to be taken to protect
the devices from being destroyed by the resulting voltage since it can be a great deal higher
than the diodes were designed to handle.
When this module is called from the main screen, it first prompts the user to align the
wafer and set the probe stand to remote mode.  Then it creates two files based on the wafer
number input at the main screen: an inking file and a validation file.  The inking file is used
in the inker module to apply dots of ink on bad devices and the validation file is a wafer
map with the breakdown voltage of each device shown.  At the beginning of these files the
operator’s name, wafer number, and the date are written, see figure 4.3.  In this figure the
areas not on the wafer are represented as –500V.
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Fig. 4.3.  Typical Validation Output File
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The module then commands the probe stand to move the chuck up so that the needle
touches the device.  Then it commands the Keithley 237 High Voltage SMU to source the
current the user indicated on the main screen.  Some consideration needs to be given when
choosing this current.  If the power dissipated in the device is too high, it will destroy it. 
This kind of testing is unacceptable as a good device holding off a voltage much higher than
intended could be damaged.  However, the point of the test is to push the devices to their
maximum limits.  One way to handle this conundrum is to have some prior knowledge of
the device characteristics.  Performing some sweeps prior to the wafer scale test to see what
the typical leakage current and breakdown voltages are gives good measures of what the
device limitations are.  The leakage current is important because that is roughly how much
current will be flowing through the device when you are at the breakdown voltage and that
current times the applied voltage give the power that is being dissipated.  This power needs
to be less than the maximum power the devices can handle.  For the first lot of MCASP
SBD’s the typical leakage current was 861 nA and the typical breakdown voltage was 178V
with a standard deviation of ±40V [27].  With this information a current of 1 mA was
chosen to test most devices with the understanding that an argon implanted devices has a
higher breakdown by about 50V per milliamp above 1 mA.  If a device is capable of
holding off a higher voltage than 1 mA will produce, it will show up on the wafer map as
having reached compliance and can be individually tested later.
So with the current set at a safe value the SMU sources –1 mA, the negative sign is to
put the device in the reverse bias regime, and measures the resulting voltage.  This value is
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then read across the GPIB by the module and compared the sort value from the main screen. 
The sort value is used to show exceedingly low breakdown voltages on the wafer map. 
Next, the value measured is written to the validation file and the wafer map is updated.   If
the device’s breakdown voltage is less than the sort value, a “0” is written in the ink file for
that device.  A “1” is written if it is greater than the sort value. All values written to a file
are in a tab-delimited format.  The module then lowers the chuck so that the needle is not in
contact with the wafer and advances 1.012 mm to the left, placing the next device under the
probe needle.  
That is the complete reverse bias testing process for one device.  It is repeated for every
device in a row.  When the program’s indexing reaches the end of a row, it moves down
1.012 mm and returns to the beginning of the new row.  The program returns to the
beginning of each row each time to ensure that the probe tip is placed in the center of the
device each time.  This precaution had to be taken because of some mechanical recoil in the
MP-1100 that causes a slight shift in where the probe needle lands on the device.  
The module tests every device until the end of the wafer is reached.  This is determined
by the wafer size selected from the main menu.  All wafers of the same size have the same
pattern of devices on them.  When the testing is finished the program commands the probe
stand to move to the “unload position”.  It also closes the open files and returns control of
the system back to the main menu.  The entire reverse breakdown testing takes
approximately 45 minutes for a 35 mm wafer and 110 for a 50 mm one.  For a complete
55
breakdown on the timing of the procedures see Table 5.2.  The program code for the
Reverse Bias module is shown in appendix D.
C-V Module
When the C-V module is run the switch matrix connects the Keithley 590 to the DUT
or, in the case of deep-level C-V, the Boonton.  When run the voltage values and measured
capacitance values are ported to the data manipulation part of the High Voltage C-V module
from the data acquisition portion in the form of an array or cluster.  With these values, the
system controller uses derived equations in Appendix E to calculation the depth of the
space-charge region and the doping concentration.
Calculating the depth of the space-charge region is done with a single For loop.  The For
loop cycles through the capacitance array, calculating the depth by dividing the product of
the area, free space permittivity, and the relative permittivity by each measured capacitance
value.  This value is then be stored in a new array representing the depth of the space-charge
region.
Calculation of the doping concentration is performed through multiple For loops.  The
first For loop cycles through the capacitance array and calculates the inverse square for each
measured capacitance value.  The next For loop is used to calculate the derivative of the
inverse-square capacitance with respect to voltage.  The last For loop is used to calculate the
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doping concentration using equation E.5 in Appendix E.  These doping concentration values
will be stored in a new array.
With the doping concentration and the depth calculated for each of the measured
capacitance value, the system controller is used to display to the user a graph of doping
concentration versus depth profile for each measured Schottky Barrier Diode.  An example
of this profile can be seen in Figure E.2.
Inking Module
The inking module is used to mark defective devices with a dot of ink.  This dot of ink
is used in automated pick-and-place systems to remove the bad devices from the good one. 
When the inking module is called the user is prompted to select an inking file, the selection
is defaulted to the file that corresponds to the wafer number in the main menu.  To generate
an inking file, the Pass/Fail module or Reverse Bias module must first be run.  Once the
inking file is selected, the information is loaded into a two-dimension array.  The user is
then prompted to align the wafer and put the probe stand into remote mode.  The user is also
prompted to make sure that the probe stand is setup to ink a wafer.  Only one change needs
to be made to the VASTAC to ink a wafer.  The probe holder is replaced with an ink holder
consisting of a probe holder with the needle replaced by a filament style inker as described
in Chapter III.  Next, the program indexes through the array and across the wafer.  If the
current array location contains a “1”, then the module raises the chuck and fires the inker. 
The amount of time the inker is fired, and by extension the size of the ink dot, can be
controlled by changing the inking time.  This can be set anywhere from 1 ms to 999 ms. 
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Once the device has been inked, the chuck is lowered and advanced left 1.012 mm, placing
the next device under the inker.  If the array contains a “0”, the device is passed over
without being marked.  That is the inking process for one device.  It is repeated for every
device in a row.  When the program’s indexing reaches the end of a row, it advances down
1.012 mm and returns to the beginning of the new row.  The program returns to the
beginning of a row each time to ensure that the inker is placed in the center of the device. 
This precaution had to be taken because of some mechanical recoil in the MP-1100 that
causes a slight shift in where the ink dot lands on the device.  The module inks every device
until the end of the wafer is reached.  This is determined by the wafer size selected from the
main menu.  All wafers of the same size have the same pattern of devices on them.  When
the testing is finished the program commands the probe stand to move to the unload
position.  When the module is finished, it returns control of the system back to the main
menu.  The entire inking process takes approximately 45 minutes for a 35 mm wafer and
110 min. for a 50 mm one.  To see the actual code for the inking module see appendix C. 
For a complete breakdown on the timing of the procedures see Table 5.2.  





In this chapter, a performance evaluation of the VASTAC will be discussed.  The
experimental data that the VASTAC generates will be presented and compared to data
taken by hand and by an independent outside source, Microsemi.  Microsemi Corporation is
a supplier of Power Management, Power Conditioning, Transient Suppression and
RF/Microwave semiconductor devices. It serves the satellite, telecommunications,
computer and peripherals, military/aerospace, industrial/commercial, and medical markets
with high reliability and commercial analog integrated circuits and power and signal
discrete semiconductors.  They packaged our devices at their Watertown, MA facility using
their Powermite™ package.  The Powermite™ package is a proprietary low profile surface
mount package with a 2.5 watt dissipation created specifically for demanding high power
applications. Any differences between the two will be explained.  The performance




Quantitative criteria for the VASTAC system need to be defined so that a benchmark
test will be meaningful.  To see if the VASTAC performed as designed a manual random
sampling was done on a few of the wafers.  Random sampling is used to draw a conclusion
about a population from sample observations [33].  In this case, the yield of a wafer was
extracted from the sample population’s performance.  Sampling was done on multiple
wafers and the results are reported in appendix G.  The results from wafer U0377-03 are
discussed here.
The random sampling was done manually using Metrics ICS ™ software and the
Keithley 237 SMU.  The sample size was calculated using the following formula
Sample Size = V * (1-V) * (C/P)^2
Where V is the variability, C is the confidence interval, and P is the precision desired.  If
a variability of 90% with a precision of ± 10% and a 99% confidence interval is desired then
using formula 5.1, 118 devices need to be tested.  This  means that there is a 99% chance
the results of testing 118 devices will be indicative of 80% - 100% of the total population. 
However, this is only true for a large population therefore a population correction needs to





Fig. 5.1  Random Sampling Results of Wafer U0377-03
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Fig. 5.2  Typical Wafer Map Generated by VASTAC 
From this data, it can be seen that 76.5% of the devices are expected to pass a reverse
breakdown test with –100 V set as the threshold value.  Next the wafer was loaded onto the
VASTAC system and the Reverse Bias Breakdown test was run with the sort value set so
that devices with over 100 V breakdowns would be passed.  The wafer map of the
breakdown voltages that the VASTAC generated is shown in Figure 5.2.  This shows that
there are 669 good devices out of 818 or 81.8% of the wafer passed.  This is a difference of
4.7% from the predicted value, which is well within the chosen precision of ± 10%.  Similar
results were observed on other wafers, see Appendix F. 
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To verify  that the VASTAC's prepackaged measurements and characterization data is
useful for predicting the behavior of packaged Schottky Barrier Diodes, a comparison will
be made to Microsemi's yield data.  Packaged device curves will also be compared to curves
generated by wafer level testing.  Eighteen 4H SiC wafers, containing roughly 15,300
devices, were sent off to Microsemi to be cut up and packaged.  The SBD's were packaged
in Microsemi's Powermite package.  After Microsemi packaged the devices they sorted
them by their breakdown voltage.  To do this they applied -3 mA of current to a sample of
199 devices and measured the resulting voltage across the package.  This data was taken
and put into histogram form.  An equal number of samples were taken from the data
generated by the VASTAC's reverse breakdown map function and added to the same
histogram, as shown in Figure 5.3.  It should be noted that the raw data provided by
Microsemi was adjusted some.  This was done to allow for Microsemi's tests being
performed at a higher current level than the test run by the VASTAC. 
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    Fig. 5.3 Histogram of Prepackaged and Packaged Sbd’s Sorted by Breakdown Voltages
Figure 5.3 clearly shows the similar distributions between the wafer scale and the
adjusted device scale testing, indicating that the VASTAC data can be used to infer
packaged device characteristics.  Ideally the reverse breakdown test would have been rerun
on the same wafer but since it was already cut up and packaged that was impossible.
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Fig. 5.4 Forward Bias Curves for Prepackaged and Packaged Devices
As for an individual device's performance, figure 5.4 shows the forward bias
characteristic curve for a prepackaged and a packaged device.  It can be seen that while they
are similar, the package device has a lower series resistance.  This is due to the fact that a
packaged device uses more of the total contact area than a probe needle [29].  The curves
are slightly different because they are taken on two different devices but the only real
difference is where the series resistance becomes dominant.  
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It is seen by the similarities of the reverse conducting I-V curves that the packaging
process does not seem to effect the reverse bias characteristics of a device, figure 5.5.  This
can be misleading however; because individual devices were not tracked for comparison. 
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Fig. 5.5 Reverse Bias Curves for Prepackaged and Packaged Devices
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Performance Data
In this section some of the performance data of the VASTAC system will be presented. 
Facility requirements will be discussed along with the cost of ownership for the VASTAC. 
Further discussion will include system timing, the total time a test takes, and overall
accuracy.  
A facility that houses a VASTAC system needs to have certain basic requirements.  The
VASTAC requires 120 VAC to power itself.  It will operate on a 50 Hz or 60 Hz power grid
and will draw no more than 15 amps.  This will not pose a problem for the majority of
semiconductor facilities.  The probe stand requires a minimum vacuum of 10 inches
Mercury (10” Hg) to secure the wafer to the hot chuck.  The hot chuck needs water and
compressed air utilities.  The water is used to heat the chuck and the compressed air is
blown into the water lines after a heating cycle to purge them of any residual water that
could damage the system [30].  These are all modest requirements that any facility should
easily be able to meet without any expensive modifications.
As stated in chapter I, one of the reasons the VASTAC was built is the high cost of off-
the-shelf automated probers.  It was desired to build a test stand at a price a university could
afford.  A cost breakdown of the VASTAC system is given in Table 5.1.  
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Table 5.1 VASTAC Price Breakdown
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This table shows that the total cost of a fully operational test and characterization stand
is $63,505.00 (not including labor).  This leads to a total cost savings of $373,645.00 over
purchasing a new automated prober.  The cost of ownership further goes down when one
factors in the financial impact of an improvement in defect density.  As shown in chapter I,
this can equal a substantial savings over the course of just one year.  As a matter of fact, the
VASTAC system would pay for itself if it leads to a process improvement that generated
just 10,559 more good devices that are sold at $6 per device.  This number goes down
dramatically for any mark-up in device pricing that corresponds with improvement in the
fabrication process, which is driven by accurate parametric testing.
The overall accuracy of the system is defined by the least accurate component
performing a certain task.  In the case of movement the limiting factor is the MP-1100. 
Therefore, the VASTAC has an overall movement resolution is 6.35 um and an overall
accuracy of 9.52 um over the full 6.25” diameter of the chuck.  However, there is a slight
recoil in the x-movement that the chuck must overcome before it moves to the left after a
movement to the right.  This is called “backlash” and it is an inherent problem in all
mechanical systems.  It can not be eliminated without feedback control.  
The Keithley SMU’s defines the measurement accuracy of the VASTAC.  Therefore,
the VASTAC’s reverse bias measurement is going to be within ± 0.04% of the actual value
on the full voltage scale.  If operated on 110V scale the accuracy increases to 99.967%. 
When measuring forward bias operations, the VASTAC will measure a voltage to within
0.033% of its actual value.  These numbers do not take into account cabling losses which
when measure small signals can be significant sources of error.  These losses can be
70
eliminated by using the “remote” measurement capabilities of the SMU’s that was
discussed previously.  The accuracy of the SMU’s are guaranteed for one year, after that the
SMU’s need to be recalibrated.  This can be done by either purchasing calibration
equipment or sending them back to the factory for recalibration. 
Proper system timing is critical to continuous operation of the VASTAC.  If bus calls
are made to instruments that are not ready or still processing previous commands it could
cause the system to lock up.  The minimum amount of time that can elapse between bus
calls is defined by the rate at which the master controller can send a command and the rate
that the commanded instrument can read and execute the command.  
The write time of the system controller can be ignored if the IEEE-488 read/write calls
are done synchronously.  This means that the next command will not be executed until the
controller has finished the read or write operation.  That leaves only the instrument’s read,
execution, and write times to be taken into account.  Typically, a command string will
transmit at a rate of four characters per millisecond [36].  For example, the CA1, CA5X
command that closes relays A1 and A5 in the switch matrix, will take 2 ms to be read by the
switch matrix.  After a device reads a command it must then be executed and that time
added to the total bus hold-off time.  The bus hold-off time for each command is the time
from receipt of the “X” or execute command to the “command executed” confirmation.  It
includes the parsing time, data transfers within the instrument, and command execution
time.  Table 5.2 is a short summary of the bus hold-off times for the most common
commands.
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Table 5.2 Commands and Execution time
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It is equally important to ensure the system does not “hot switch” the relays while
performing the tests.  Hot switching implies there is a current flowing through or a potential
across the relay contacts while it is being actuated.  “Cold switching” ensures that the relay
does not make or break the current or voltage.  It is desirable for a number of reasons.  Not
only does it extend relay life by 10 – 1000 times when switching at high signal levels, it also
ensures proper system timing and by extension proper operations of the VASTAC [31].  An
issue that arises when trying to open or close the relays when high voltage is applied is that
voltage transients can be created within the mainframe of the switching matrix.  Since the
switch mainframe is digitally controlled, a large voltage transient can produce “glitches”
within the mainframe.  The presence of a glitch may skew timing of the switch sequence
causing the VASTAC to seize up.
The total time it takes to run the reverse bias test on one SBD is 2.9 seconds.  This is the
sum total of the time it takes to raise the chuck, command the Keithley 237 to source and
measure, read the data back across the bus, and move to the next device.  This makes the
time to test a 35 mm wafer approximately 45 minutes.  The total time to test a 50 mm wafer
is 135 minutes.  A full acceptance test takes nearly twice as long.  Reducing the time to




Conclusions and Recommendations will be discussed in this chapter.  This will consist
of ways to improve performance, speed up testing, and improve total device yield.
MCASP’s demands for throughput are currently low but they are ramping up production as
this paper is written.  For this they will need more than the three wafers per day capability
that the VASTAC can handle now.  This poses a problem for the current VASTAC system. 
However, with some modifications and creative engineering the system can keep pace with
future needs.  Some future considerations to increase throughput are multiple device testing
before a move, smarter probing, and better hardware.
Right now the VASTAC only probes one device at a time.  However, it is possible  to
make a probe card that can probe multiple devices at a time.  Probe cards can permit
instrument multiplexing, which could allow a greater increase in throughput.  The probe
card would have an array of probe needles that are electrically isolated from each other. 
These needles could then be placed on several devices at once.  Then the switch matrix
would connect the proper testing instrument to the current device-under-test, which is one
of the devices contacted by the probe card.  This alone would only save a small fraction of
time because the probe stand’s movement is only a small portion of the total test time. 
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However, if when an instrument is not being used on one device, it can be used on another,
resulting in a significant time savings.  For example, if the forward bias portion of a test is
being done on device A, taking 42 seconds while the reverse bias portion of a test is
performed on device B, taking approximately the same amount of time, and then they
switch, the total test time for two devices is 84 seconds.  Whereas, if device A had the
forward bias and then reverse bias test run and then device B was tested, the total time to
test two devices is 168 seconds.
Another way to improve throughput would be smarter probing.  Right now the
controller tests in a square pattern around the circular wafer.  This is an extremely
inefficient method of testing.  It can lead to running 596 more tests than necessary on a
50mm wafer.  If these extra test can be eliminated a 37% reduction in total test time would
result.  One way to do this would be to program the location of every device by hand. 
While this would be an effective method it is time-consuming and not very versatile for
future layout designs.  An alternate to that is to connect a CCD camera to the probe stand
and use image-processing techniques to determine whether or not a device is under the
probe tip.  This can be easily added to the VASTAC system with minimal cost.  This
technique would allow the system to decide if a device is present and if it needs to run a
test.  If no device were seen under the probe tip, the system would advance until it found
one.  Also with this implementation, some logic could be added such that if no device is
detected by a  set increment limit, then it would advance to the next row.
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Extra hardware would also speed up the testing throughput and, regardless of any other
improvements, will be needed if the testing volume reaches a certain level.  As shown in
Table 5.2, the time it takes to load a Source and Function test into a SMU is 64.0 ms.  This
is a considerable amount of the total test time.  With the current two SMU set-up this
function is necessary because each SMU has to perform two separate tests.  In doing this,
one test must be loaded, then triggered to execute, then the second test is loaded and
executed.  If four SMU’s were used, one for each test, then the setup information would
only need to be loaded into the devices at the start of the program.  If this is done, the device
would only need to be triggered when the test is needed, thereby reducing the time required
from 67.2 ms to only 3.2 ms.  This setup would only add $15,990.00 to the price of the
VASTAC and it would increase the throughput by 2.83%
Another hardware solution would be to build multiple VASTAC systems.  While
enough systems can be built to handle any throughput desired, there is a trade-off between
cost and throughput.  A benefits analysis would need to be done before every new one was
built to justify the cost.  With the low cost of ownership of the VASTAC, multiple systems
would be beneficial in a production environment.  Another option  would be to buy a fully
automated test stand.  The Electroglas EG|300e would be a good choice.  It has a stepping
accuracy of ± 1.5 microns and is capable of moving at speeds greater than 20 inches per
second with an acceleration of 1G [32].  Not only would the increased chuck speed reduce
the testing time, it also has built-in functions that would relieve some of the software
computing time, functions like Probe-to-Pad alignment, Auto align, and chuck probe
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contact sensor.  An automated prober would also improve throughput by decreasing the
time in between tests with its wafer handlers and auto align features.  It would also increase
repeatability with a built-in environmental chamber, dark box, and guarded chuck.  These
can effectively eliminate the measurement problems produced by EMI and photocarriers
production.  The EG|300e would also reduce the downtime in between tests with its dual 25
wafer loading ports.  The wafers could be loaded and the tests run overnight without the
need for an operator to change and align each wafer.
In conclusion, the VASTAC system has further potential beyond just parametric and
yield data.  If the step size is set small enough, it could be used to prescreen a bare silicon
carbide wafer for substrate defects such as micropipes or screw dislocations.  It could then
generate a file to be used by a stepper during photolithography to isolate areas with high
defect density, thereby increasing yield and profit.  These things can improve yield and
drive device improvements by exposing process and design flaws.  However, even though
the VASTAC is shown to be a reliable and inexpensive solution for the Mississippi Center
for Advanced Semiconductor Prototyping, it could still benefit from some throughput
improvements to enable it to operate in a full production environment.  
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HIGH VOLTAGE C-V MEASUREMENT APPARATUS
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Will Draper, Ricky Miller, J. Heath, and Jonathan Burkett did the High Voltage C-V
test and design for the VASTAC.  The Boonton 72BD capacitance meter was chosen to
measure the capacitance of the device because it can handle the higher voltages necessary
for deep level C-V measurements.  Through a C-V testing structure simulation, they
determined the range of capacitance to be measured is between 5pf and 200pf [34].  The
Boonton 72BD Capacitance Meter can measure this range of capacitance’s with an
accuracy of ±2%.  
When the capacitance measurement has been taken, the meter will pass an analog value
to an A/D converter.  By using an A/D converter, the capacitance value read is more precise
than a value displayed on the meter and allows it to be read by the controller.  The A/D
converter will then convert the value into a digital signal.  The system controller then reads
this digital signal.
Capacitance-voltage (C-V) characterization relies on the fact that the width of a reverse-
biased spaced-charge region (scr) of a semiconductor junction device depends on the
applied voltage.  This scr width dependence on voltage lies at the heart of the C-V profiling
method.  
This is ideal for a Schottky barrier diode because it has scr properties that are closely
related to a parallel plate capacitor.  The parallel plate properties are important because it
allows fringing to be neglected.  As a result of the relationship between the Schottky barrier
diode and the parallel plate capacitor, the three-dimensional diode can be designed and
analyzed with one-dimensional equations.  These equations will also be applied to the
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Fig. E.1  Schottky Barrier Diode with shown spaced-charge region
measured capacitance values allowing the simple calculation of doping concentration and
depth.
The reverse bias produces a space-charge region in the epitaxy of width W.  The
capacitance is defined by 
where Qs is the semiconductor charge.  The negative sign accounts for more negative
charge in the semiconductor scr (negatively charged ionized acceptors) for increased




where q is the charge of an electron, A is the area of the testing structure and NA(W) is
doping concentration as a function of depth.
The charge increment dQs is produced by a slight increase in the scr width.  Combining
equation E.1 and E.2, we find 
The capacitance of a reverse-biased junction, when considered as a parallel plate
capacitor, is defined as
Differentiating equation E.4 with respect to voltage and substituting for dW/dV gives
the following equation
Equations E.4 and E.5 are the key equations for doping profiling.  For a Schottky barrier
diode, there is no ambiguity in the scr width since it can only spread into the substrate. 
With this information, the doping concentration (NA(W)) will be plotted by the system
controller on a graph versus depth (W).  The user will be able to extract the needed





Fig. E.2  Depth Vs Doping Concentration
From the graph, a profile of the epitaxial layer can be determined.  One can easily see
that the sample graph contains a relative amount of noise.  This noise can be associated with
the extreme sensitivity of the doping concentration equation.  As a result of this sensitivity,
the team is investigating different filtering techniques to reduce the amount of noise.  These
filtering techniques include window averaging to post or pre-processed data.  A faraday





Figure F.1  Reverse Breakdown Distribution
In this appendix, there will be a brief discussion of the statistical methods used to
determine the sample size needed to characterize a wafer.  Random sampling is important
because when the number of test runs decreases so does the cost of testing.  There are
substantial savings in sampling, say, 200 devices instead of 2000.  However, just reducing
the samples is not enough.  We must also be assured that the samples taken are indicative
of the process they are testing. 
First, let's assume that every device has been tested on wafer A and that after some
analysis the distribution of the breakdown voltages on the wafer looks like figure F.1
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As can be seen, Figure F.1 is trimodal.  From some observation, it can be concluded that
in this example, the three modes are actually three seperate types of devices:  non-
operational devices, operating large area devices, and operating small area devices.  There
is good a statistical reason to seperate the analysis of these modes.  The non-operational
or bad devices are large and small area devices that are either in defective areas of the
wafer or defectively produced.  The second mode is due to large area devices that operate
"normally" and are usually located in an area of the wafer that is not damaged or high in
defects.  The small area devices are devices that are intermixed with the large area ones
but have a smaller size and therefore less defects per unit area.  It can be shown by
examining a VASTAC generated reverse breakdown wafer map that a full 93% of the
devices that breakdown over 350V are either smaller area devices or alignment marks
which are bare substrate that use the 100 µm probe tip as the Schottky contact.  In
essence, they are different devices and need to be analyzed seperately.
In this example, we will only concern ourselves with the large area operational
devices defined as having a breakdown voltage between 65 and 300 volts  We assume the
resulting distribution is normal.  The mean breakdown voltage of the entire population of
909 devices is µo = 170V with a standard deviation Fo = 49.1.  Now we want to perform a
test to see if the population means of other wafers in the lot are similar to this know
wafer.  In other words, our two hypotheses are:
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F.1
In order to test the hypotheses, the feasibility of comparing sample means of the other
wafers to the population mean of the known wafer is considered.  The feasibility of
sampling the statistics requires the effects of different sample sizes on the test to be
explored.  We will choose samples sizes corresponding to 0.5, 5.0, and 50.0 percent of
the population.  For a population of 909 devices that give us 5, 46, and 455 samples. 
Another approach that may be useful, would be to choose the desired confidence interval
and calculate the number of samples that would need to be taken.  Now let's assume that
taking these samples yields a mean value of 177, 155, and 161 volts with a standard
deviation of 89, 45, and 47 respectively.  Now we need to compute our confidence
intervals to see if these results are acceptable.  First let's compute the student t values for
these sample sizes at 95 and 99 percent confidence.
Table F.1 Student t Values for Given Sample Sizes and Confidence
5 46 455
95% 2.77 2.01 1.97
99% 4.6 2.69 2.58
These values are aquired from a table or calculated from applets that are readily
available on the web.  Now with these values for t we can compute the confidence
interval using the following formula:
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where s is the sample size, t is the student t value, and sigma is the samples standard
deviation.  Calculating the confidence interval all the permutations yields the following
table.
Table F.2  Calculated Confidence Intervals
5 46 455
95% ±107.9 ±13.3 ±4.34
99% ±183.1 ±18.1 ±5.69
The results of the 95% row are shown graphically in figure F.2.  This figure shows
that with fewer samples, a greater confidence interval is created.  Also, a greater degree of
confidence, 99% over 95%, also increases the confidence interval.  It can be shown from
figure F.2 that the sampled mean is within the confidence interval for all the test except
the 180 samples one.  It is also shown, that if the manager of the test chose the 99%
confidence, the confidence interval would be pushed out and the results would be
accepted but would have required more samples to be taken.  At this point, it would be up
to the designer of the test to decide if the means are close enough or if the tests are still
valid with a greater confidence interval, and all of this would have to be weighted against
time and cost considerations. 
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Figure F.2  Confidence Intervals
